Abstract-Simulations and prototyping have been a very important part of the electronics industry since a very long time. In recent years, FPGA's have become increasingly important and have found their way into all kind of digital system design This paper presents a novel, easy and efficient approach of implementation and verification of VHDL code using Simulink and then to regenerate the optimized VHDL code again using Simulink. The VHDL code written for the complicated digital design of 32-bit floating point arithmetic unit has been synthesized on Xilinx, verified and simulated on Simulink. The same VHDL code in Modelsim was optimized using this approach and the optimized code so generated by Simulinkhas also been synthesized to compare the results. Power dissipations for both synthesized designs using Xilinx Power Estimator were also extracted for comparison.
I. INTRODUCTION
Technologically, the basics of FPGA are the same as in most digital computing technology. The capacity, though, has increased tremendously. The amount of logical operations that a chip can contain, measured in the number of logical gates on the chip, has increased from a few thousand to millions. Even though the final product is a hardware component, the design and implementation of an FPGA-based system has strong similarities with software-based systems. A number of hardware description languages (HDL) or higher-level languages rather similar to software programming languages are typically used. This, together with the automated design tools, makes it very easy to define very complex functions. The steps of design use software tools to transform the design from one representation to another. The final output of the design process before configuring an actual device is a binary configuration code. FPGA device vendors have their own IDE (integrated development environment) tools that typically support at least the different design steps and simulation testing.
Despite the similarities with software design, aspects of hardware design must be understood by the designer. The levels of abstraction that a software-based system offers are not present in FPGA design. There is no system level or an operating system behind which the hardware issues are hidden. On the other hand, the complexity caused by the shared computing environment and interaction with other programs is absent. With both hardware and software aspects present, FPGA design and implementation can be characterized as -hardware implementation designed like software.‖It is quite commonly agreed in the literature that, for applications with strict reliability and safety requirements, a design life cycle similar to software should be used.
In recent years, FPGA's have become increasingly important and have found their way into digital system design.Efficient realization of any digital system using computation intensive algorithm is the combined effort of the adopted design methodology, optimization techniques and the targeted FPGA technology. Several design optimization techniques exists in literature which could be employed in FPGA-based design to realize efficient hardware. FPGA resource usage is an important measure of hardware cost (besides path delay and power consumption) [1] .
Different techniques like pipelining, parallel processing and register balancing are employed to improve the maximum clock frequency, throughput and latency of the design. Techniques like resource sharing [2] and proper reset strategy [3] are employed to achieve area-optimal design. Itis very important to use design techniques that results in power efficient FPGA designs [4] . The various techniques like clock gating [5] , asynchronous design [6] , reducing clock speeds [7] etc. are used to optimize power. This paper presents a novel approach of implementation and verification of VHDL code using Simulink and then to regenerate the optimized VHDL code again using Simulink. The VHDL code written for the complicated digital design of 32-bit floating point arithmetic unit [8] has been verified and simulated on MATLAB after synthesizing the same on Xilinx,The test bench was created for optimization through Simulink and optimized code so generated was again synthesized on Xilinx.The results of both in respect of device utility and power dissipation have been compared and presented.
The Figure 4 shows the simulation of two exponential inputs and Select set to ‗01'for ‗adder' result as HDL waveform. Figure 5 shows the simulation of two decimal inputs for ‗adder'. Figure 6 and 7 show the simulation of two decimal inputs for ‗divider'. Figure 8 and 9 show the simulation of two decimal inputs for ‗multiplier'. Xilinx ISE 8.1 has been used as synthesis tool for VHDL program written for 32-bit floating point arithmetic unit as presented in [8] with a Virtex 4 as target device. The device utility summary and timing summary has been depicted in figure 10. Code Power Evaluation Power has been estimated using the Xilinx Power Estimation at the synthesis phase of the design cycle so that power estimation can be observed. The XPower Estimator Report for the 32-bit Floating Point Arithmetic Unit VHDL code has been depicted in Figure 11 . The VHDL code generated for the optimized block was again synthesized successfully using Xilinx ISE 8.1 and the power dissipation for the synthesized optimized code has been extracted using Xilinx Estimator 11.1. The reports of optimized code device utilization & timing summary optimized code power evaluation have been shown below in Figure 14 and Figure 15 respectively. The following bar charts depicts the saving in number of slices, flip flops, LUTs and GCLKs after optimization in Figure 16 The new approach of giving the optimal solution for the given digital design has been successfully implemented and has shown very encouraging result. The comparative study shows the following improvements in the required number of slices, LUTs, GCLKs, set-up time, hold time and power saving for the digital design:
1. Required no. of slices decreased by 13% 2. Required no. of 4-input LUTs decreased by 11% 3. Required no. of GCLKs decreased by 6% 4. Set-up time improved by 24.751ns 5. Hold Time improved by 0.027ns 6. Power has been improved by 3mW.
As the number of slices and LUTs gets reduced after optimization, the area required for digital design gets reduced and by improving the set-up and hold time the speed automatically gets improved and it is also showing the reduction in the power, thereby giving the optimal solution for the digital system design.
Here the built-in optimization technique of MATLAB has been used for generating the optimized VHDL code; by further apply other available techniques and methods like Genetic Algorithm (GA) Ant Colony Optimization 
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